Page 22 - Buletin_January_2023
P. 22

Digital Circuits & VLSI Testing Laboratories


     The digital circuits laboratory is a computer-based lab, featured with software useful to
     design, analyse and simulate the performance of digital circuits, of either combinatio-
     nal or sequential type. The VLSI test laboratory was founded based on industrial gra-
     de design automation tools provided by Mentor, a Siemens Business. This software
     comprises several best-in-class EDA solutions, used to generate, simulate, and apply
     production test patterns for digital circuits and systems. During classes, students learn
     how to automate the process of test generation, fault simulation, test point insertion,
     and fault diagnosis. Furthermore, they are taught basics of modern HDL design for testa-
     bility (using Verilog), test compression, and built-in self-test.







     Software Engineering Laboratory


     This  fundamental  computer-network  laboratory  is  used  for  training  skills  in  algo-
     rithmic de-sign and C/C++ programming, computer network configuration and crea-
     tion  of  WWW  webpages.  The  laboratory  consist  of  two  air-conditioned  rooms,
     equipped with 18 and 16 PCs, respectively. Depending on the class, either MS Win-
     dows 10 or Linux Ubuntu operating systems are used.










    High-performance computer claster

    Nowadays, conducting reliable research in the field of wireless communications requires
    intensive and long-term computation efforts. In order to meet these requirements, a
    multi-processor computer cluster (of 258 cores) has been built. The cluster consists of
    15 AMD Phenom II processors (each of 6 cores and clock rate of 3 GHz), 12 AMD FX-
    8320 processors (each of  8 cores  and  clock rate 3.5 GHz) and 9 AMD Ryzen  7 pro-
    cessors (each of 8 cores and clock rate 3 GHz). For each processor, at least 8 GB of RAM
    is  assigned.  Such  a  configuration  allows  for  independent  usage  of  each  of  258  cores.
    Both sequential and parallel computations are allowed. Such flexibility allows for efficient
    cluster use in various research, but also in teaching tasks.
   17   18   19   20   21   22   23   24   25   26   27